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Abstract—An advanced CMOS process, which used rapid
vapor-phase doping (RVD) for pMOSFETs and solid-phase diffu-
sion (SPD) for nMOSFETs, has been developed. Using the RVD
technique, a 40-nm-deep p-type extension with a sheet resistance
as low as 400 ￿ sq has been realized. These RVD and SPD de-
vices demonstrate excellent short-channel characteristics down to
0.1 m channel length and 40% higher drain current, compared
with conventional devices with ion implanted source/drain (S/D)
extensions, and high-speed circuit performance. We investigate
the effect of the S/D extension structure on the device performance
and find that a gate extension overlap of 25 nm enables excellent
dc and high-speed circuit performance in 0.1- m devices.
Index Terms—CMOS process, doping, junction, MOSFET.
I. INTRODUCTION
HE KEY subject in the scaling of nanometer-regime CMOS
devices is how to improve device performance without any
degradation such as short-channel effects and high power con-
sumption. Achieving high performance, however, is becoming
increasingly difficult because of the tradeoff between good
short-channel characteristics and high current drivability [1].
Moreover, conventional low-energy ion implantation for the
shallowsource/drain(S/D)extensionformationinduceshighre-
sistance because it degrades carrier activation efficiency, results
inonlyalowcarrierconcentrationatthesurface,andreducesthe
gate-extension overlap [2]. Furthermore, the transient enhanced
diffusion (TED) and the channeling effect create difficulties in
the forming of the shallow junction. Thus, techniques to form
shallow, abrupt, and low-resistance junctions are required to
enable further progress. To overcome these problems, thermal
dopingtechnologiessuchasrapidvapor-phasedoping(RVD)[3]
orsolid-phasediffusion(SPD)fromphosphosilicateglass(PSG)
[4] have been investigated. These technologies are considered
to be appropriate for creating shallow junctions in the regime
between 20 and 40 nm [5]. However, there are some primary
problems of integrating these processes into a CMOS process,
because the diffusion source material for one dopant type must
be removed prior to formation of the diffusion source material
for the second dopant type.
We have developed an advanced CMOS process that meets
these needs and does not require ion implantation to form
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shallow S/D extensions. The fabricated devices use a combina-
tion of RVD and SPD, and show a high on-current and excellent
threshold voltage rolloff characteristics down to an effective
channel length of 0.1 m. The high performance of the devices
is due to the shallow and abrupt diffused S/D extensions. The
RVD technique was applied to pMOSFET formation, because
the requirement of shallow junction formation for pMOSFETs
is more serious than that for nMOSFETs. To confirm the effect
of the lateral diffusion on the device performance, SPD was
applied to nMOSFET formation. In this paper, we present the
device design to obtain high drain on-current. To improve the
device performance, the S/D extension structure is investigated,
and a CMOS-compatible RVD process is presented. Finally,
the device structure for 0.1- m CMOS devices is optimized to
give the best combination of dc and circuit performance.
II. FABRICATION PROCESS
A. Ultrashallow Junction Formation
Two key techniques were used to obtain shallow and abrupt
junctions with low extension resistance. The first is RVD
for pMOSFETs. This is a form of gas-source diffusion using
rapid thermal annealing (RTA), and it enables the formation
of shallow and heavily doped abrupt junctions. The RVD was
done using hydrogen and B H gas around 900 C for a short
time up to 40 s. Hydrogen gas is used to keep the substrate
surface clean and reduce boron segregation. Hydrogen gas
plays an important role in terminating the dangling bonds and
reducing the excessive boron adsorption. These evidences were
obtained by using x-ray photoelectron spectroscopy (XPS)
and Fourier-transform infrared-attenuated total reflection
(FTIR-ATR) [6]. A SIMS profile of an RVD S/D extension is
shown in Fig. 1 and compared to a BF implanted extension.
The RVD extension is less than 30-nm-deep and its abruptness
is 3.6 nm/dec. On the contrary, TED and boron channeling
were observed in the ion-implanted sample and the tail extends
to a depth of 100 nm. The surface doping concentration of
the RVD sample is more than 10 times higher than that of the
ion-implanted sample. Here, the junction depth was defined
as the point at which the doping concentration was equal to
cm .
The second technique is SPD from PSG layers for nMOS-
FETs. The SPD was done at 1000 C for 10 s. The SIMS pro-
file of the SPD extension shows a shallow junction with only a
small tail, and a junction depth of less than 50 nm (Fig. 2). Like
the RVD sample,the SPD sample has its highest carrier concen-
tration at the surface. Some experiments of the n-type shallow
junction formation using PH have been done before [7], [8].
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Fig. 1. SIMS profile of rapid vapor-phase doping (RVD). For comparison,
the SIMS profile of BF implantation with 10 keV and 5 ￿ 10 cm for
conventional devices is shown.
Fig. 2. SIMS profile of solid-phase diffusion (SPD) from phosphosilicate
glass. For comparison, The SIMS profile of As implantation with 15 keV and
5 ￿ 10 cm for conventional devices is shown.
We found the upper limit of the n-type doping concentration of
RVDisaround cm .Thisvalueisnothighenoughtoform
the S/D extension for 0.1- m device. SPD is the only diffusion
techniquetoformanappropriaten-typeshallowjunction.These
rapid thermal diffusion techniques have allowed isotropically
diffused S/D extensions to be formed with appropriate gate-ex-
tension overlap maintaining shallow junction.
Fig. 3 shows the plot of the p-type sheet resistance versus the
junctiondepth afterRTAat950 C for 10s.Highconcentra-
tion of boron near the surface is electrically activated by the ad-
ditional annealing. The various junction profiles were obtained
byvaryingB H concentration ordopingtemperatureand time.
For the RVD sample, a shallow junction depth of 39 nm can be
obtained at the same time as a low sheet resistance of 630 .
This difference between RVD and ion-implantation was mainly
caused by the difference in surface concentration, TED, and the
channeling effect.
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Fig. 3. Dependence of the sheet resistance on the junction depth (X ) for
p-type layers after additional RTA at 950 C for 10 s. For comparison, data
for the conventional junction formation used by BF implantation and RTA
are shown.
Fig. 4. CMOS process steps with RVD and SPD. (a) S/D extensions of the
pMOSFET formed by RVD at 900 C for 40 s. (b) S/D extensions of the
nMOSFET formed by SPD from the PSG film at 1000 C for 10 s. (c) Deep
S/D formation. (d) Selective tungsten deposition.
B. A CMOS-Compatible RVD Process
Fig. 4 shows how the vapor- and solid-phase diffusion
techniques were applied in a CMOS process. First, a thin 10 nmUCHINO et al.: CMOS-COMPATIBLE RAPID VAPOR-PHASE DOPING PROCESS FOR CMOS SCALING 3
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Fig. 5. Subthreshold characteristics of 0.12-￿m MOSFETs.
chemicalvapordeposition(CVD)SiO layerwasdepositedand
patterned in the nMOSFET region. The silicon substrate over
the pMOSFET region was exposed by using light wet etching.
Then RVD was carried out to obtain shallow pMOSFET
junctions [Fig. 4(a)]. The 10 nm CVD SiO layer protects the
nMOSFET region from the boron diffusion. Next, a thin CVD
SiO layer was deposited again and the silicon substrate was
exposed over the nMOSFET region. After that, a PSG layer that
contained 8 mol% phosphorus was deposited and SPD from
the PSG layer was carried out at 1000 C for 10 s [Fig. 4(b)].
In the next step, the PSG layer, including the gate cap of the
nMOSFETs, was then stripped away [Fig. 4(c)]. The PSG etch
rate in hydrofluoric acid solutions is 20 times higher than that
of thermal SiO . Thus, the PSG layer is easily removed, which
simplifies this otherwise complex CMOS process. After the
SiO sidewall formation, deep S/D junctions were formed by
using conventional ion implantation combined with RTA at
950 C for 10 s. Then the PSG gate cap of the pMOSFETs was
stripped away. Finally, 50-nm-thick tungsten was selectively
deposited on the deep S/D junctions and the gate electrodes to
reduce their resistance [Fig. 4(d)]. In this experiment, the gate
oxide thickness, estimated from capacitance–voltage (C–V)
measurements, was 4.5 nm. Local pocket implantation was
done to suppress the short-channel effect. For comparison,
conventional devices with ion implanted S/D extensions were
also fabricated. The extensions (As cm at 15 keV;
BF cm at 10 keV) were formed through a 5
nm SiO layer. After the formation of a 70 nm SiO spacer,
deep S/D ion implantation (As cm at 40 keV;
BF cm at 25 keV) and RTA at 950 C for 10 s
were carried out.
III. DEVICE CHARACTERISTICS
A. DC Characteristics
Fig. 5 shows typical subthreshold characteristics for de-
vices with an effective channel length of 0.12 m. The
current–voltage (I–V) characteristics for the nMOSFET show
no leakage current. On the other hand, leakage current was
observed for the pMOSFET. Two types of the leakage current
can be considered. One is the junction leakage current due to
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Fig. 6. Schematic cross section of the simulated RVD-pMOSFET. The gate-
extension overlap is defined as L .
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Fig. 7. Measured and simulated subthreshold characteristics of 0.12 ￿m
RVD-pMOSFET.
tungsten erosion along the Si/SiO interface into the channel.
Excessive dopants at the surface formed by RVD were segre-
gated and they assist metallization into the channel near the
gate edge. This local tungsten encroachment was confirmed
by cross-sectional scanning electron microscope (SEM).
Another one is gate-induced drain leakage (GIDL) current
due to heavily doped S/D extension. To confirm this, GIDL
current was evaluated by using the two-dimensional process
simulator ATHENA and the device simulator ATLAS [9].
Band–band field emission and tunneling [10] were modeled
in the simulation. The schematic simulated device structure
is shown in Fig. 6. The isotropically diffused extension was
formed in the simulated structure by using a thermal diffusion
corresponding to the RVD process. Fig. 7 is the calibrated I-V
characteristics that were fitted to the measurement results by
changing the parameters of GIDL effects. However, the leakage
current at 0.1 V can not be explained by GIDL effects.
Thus, it is considered that excessive leakage current at lower
is due to junction leakage. This excessive leakage current can
be suppressed by optimizing the selective tungsten deposition.
A raised S/D technique using epitaxial growth is alternative
solution to avoid the leakage current due to lateral diffusion of
metal or silicide.4 IEEE TRANSACTIONS ON ELECTRON DEVICES
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Fig. 8. Drain current (I ) as a function of effective channel length (L )o f
(a) pMOSFETs and (b) nMOSFETs.
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Fig. 9. Threshold voltage (V ) rolloff characteristics of (a) pMOSFETs and
(b) nMOSFETs.
Fig. 8 shows the dependence of the drain current on the ef-
fective channel length. The drain current of the RVD and SPD
deviceswashigherthanthatoftheconventionaldevices.Higher
current drivability was obtained through the heavily doped ex-
tensionsandthelateraldiffusionoftheextensionunderneaththe
gate edge. For the nMOSFETs, the extension sheet resistance of
the SPD devices was similar to that of conventional devices, so
it can be concluded that lateral diffusion was the main cause
of the improved current drivability. Fig. 9 shows the threshold
voltage as a function of the effective channel length. Signifi-
cantly improved threshold voltage rolloff characteristics were
observed for the SPD and RVD devices. This improvement was
achieved by forming shallow and abrupt S/D extensions. The
lower threshold voltage for the RVD devices was due to boron
penetration into the channel near the gate edge. The threshold
voltageshiftinthepMOSFETswasconfirmedbyC-Vmeasure-
ments. Fig. 10 shows the dependence of the flat-band voltage
on the RVD process conditions. The flat-band voltage increased
with an increasingthermal budget,and thedifferencein theflat-
band voltages between typical RVD devices and the conven-
tional devices was 0.15 V. In the RVD process, boron and hy-
drogen were supplied from the gate edge because hydrogen was
used as a carrier gas. Thus, the boron penetration was enhanced
near the gate edge. This boron penetration can be suppressed by
forming a thin Si N gate sidewall before the RVD process.
The device parameters are summarized in Table I. The lower
S/D extension resistance of 400 sq and the shallow extension
junction depth of 40 nm were achieved by using RVD for the
pMOSFETs.Thesevalueswere80and33%lower,respectively,
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Fig. 10. Flatband voltage as a function of thermal budget in RVD-
pMOSFETs.
TABLE I
DEVICE PARAMETERS OF THE FABRICATED DEVICES
Rex (Ω Ω)
Drain Cap. (fF/µm2)
Extension Cap. (fF/µm2)
Overlap Cap. (fF/µm2)
Rs (Ω/sq.)
Xj (nm)
NMOS
This Work   Conv
PMOS
This Work   Conv
510
46
34
1.24
2.18
0.80
500
52
64
1.61
1.63
0.81
400
40
42
1.75
2.35
1.07
1940
60
65
1.76
2.16
0.27
Device
Extension
thanthoseofconventionaldevices.TheexternalS/Dresistances
were reduced by about 40% compared with those of conven-
tionaldevicesbecauseofthelargegate-extensionoverlap.How-
ever, the overlap capacitance was about four times larger than
that of the conventional devices. To optimize the overall design
of the transistor, it is necessary to achieve the best balance be-
tween on-current and capacitance. In the next section the opti-
mization of the device structure will be discussed.
B. Gate-Extension Overlap Effect
A gate-extension overlap is required to get high on-current.
However, excessive gate-extension overlap causes some draw-
backsonthedeviceperformance.Wethereforeinvestigatedhow
the S/D extension structure could be designed to give optimum
device performance. The threshold voltage rolloff, drain cur-
rent ( ), and overlap capacitance ( ) were characterized as
a function of the lateral diffusion length ( ) of S/D exten-
sions. The various were obtained by changing the doping
condition. The dependence of the threshold voltage rolloff on
the for the RVD pMOSFETs is shown in Fig. 11. was
defined as the distance between the drain extension edge and
the gate edge (Fig. 6) and it was determined by the channel re-
sistance method [11]. A degradation of threshold voltage rolloff
characteristics was observed in the devices with 75 nm
due to increased charge sharing. The short channel effects were
improved by a shallower junction and smaller . The depen-
dence of normalized drain current on is shown in Fig. 12.UCHINO et al.: CMOS-COMPATIBLE RAPID VAPOR-PHASE DOPING PROCESS FOR CMOS SCALING 5
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TheionimplantedS/Dextensiondevicesshowedanegative
because of their graded channel profiles due to high counter
doping [12]. On the contrary, the RVD and PSD devices had a
positive because of the isotropically and heavily doped S/D
extensions. The drain current increased with increasing be-
cause of thereduction ofexternalresistance. Thedependence of
the overlap capacitance on is shown in Fig. 13. The overlap
capacitance increases with increasing . The dependence of
the overlap capacitance on is stronger in pMOSFETs than
in nMOSFETs due to the interfacial diffusion of boron under-
neaththegateedge.SimilarresultshavebeenreportedbyYoung
et al. [13] who considered that boron is easy to diffuse along the
interface into the channel region.
C. Circuit Performance
To test the circuit performance, unloaded CMOS ring oscil-
lators were used. A CMOS inverter gate delay of 22 ps/gate at a
power supply voltage of 1.5 V was obtained. Fig. 14 shows the
simulated variation of inverter gate delay with effective channel
length for various values of for the pMOSFETs. The value
of for the nMOSFETs was fixed at 25 nm. The gate delay
was decreased with decreasing due to less overlap capaci-
Fig. 13. Overlap capacitances (C ) versus L . C is normalized by
respective L =0values.
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Fig. 14. Dependence of CMOS inverter gate delay time (tpd) on Leff.
tance. Thus, we found that pMOSFETs with nm en-
abledexcellentdcandhigh-speedcircuitperformancein0.1 m
effective channel length devices. As a result, a shallower junc-
tion is required to obtain lower overlap capacitance and higher
circuit performance.
IV. SUMMARY
WehavedevelopedanadvancedCMOStechnologyusingtwo
techniques in combination: RVD and SPD. The RVD and SPD
devices we fabricated have shown excellent threshold voltage
rolloff characteristics down to 0.1 m effective channel length,
a drain current 40% higher than that of conventional devices,
and high-speed circuit performance. This high level of perfor-
mance was due to the shallow and steep junctions formed by
using RVD and SPD. We also investigated the effect of the S/D
extension structure on the device performance. We found that
a gate-extension overlap of 25-nm enabled excellent dc charac-
teristics and high-speed circuit performance in 0.1- m devices.6 IEEE TRANSACTIONS ON ELECTRON DEVICES
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